We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Senior Engineer II - APR

Microchip Technology Inc
United States, Arizona, Chandler
2355 West Chandler Boulevard (Show on map)
Aug 12, 2025

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

To support Physical Design-related project activities for the dsPIC Business Unit in Microchip. The product focus in this division is focused on microcontroller design and implementation.

  • Implement complex mixed signal designs using state-of-the-art FLASH process.
  • Utilize hierarchical systems-level design techniques to build designs in excess of 1M gates.
  • Design activities are focused on Physical Design Engineering support as part of a Design Team.
  • Must be a team player and will be assigned project responsibilities from design exploration through delivery of GDS.
  • Typical project support includes implementation of complex metal only ECOs.
  • Physical Design support for test chip shuttles. This includes development work associated with new concepts.
  • Working on Physical Design flow research and utility development, including documentation

Detailed job functions include

  • multi-voltage island-based floorplan design and support,
  • design automation to enable early development/debug,
  • die size estimation and bondout approval,
  • flow development and automation implementation,
  • timing closure support to maximize process node capability,
  • clock tree setup/debug and synthesis for optimal QoR,
  • general physical implementation procedures,
  • delivering Physical Verification-clean designs,
  • interfacing with external vendors and IP sources to resolve problems,
  • working with members from international design/implementation teams.

Requirements/Qualifications:

Extensive Physical Design experience is a requisite.

The successful candidate will have a minimum of 5 years or more applicable technical experience in the chip assembly process, which includes physical and timing-related aspects of IC design.

The position is best-suited for a self-directed individual with long term vision of the design process and how innovative solutions can improve time-to-market and product quality.

The design task requires extensive experience in Physical Design-related activities, including design concepts like detailed systems-level floor planning, physically aware timing closure, timing-driven design and clock tree synthesis.

The successful candidate should have significant experience in these automated chip implementation procedures.

Detailed knowledge of physical implementation concepts is essential and specific experience of the Synopsys and Redhawk toolsets will be valuable.

Working knowledge of technology nodes of 40nm and below would be a positive addition to the skill set.

Travel Time:

0% - 25%

Physical Attributes:

Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

sitting 90%

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Applied = 0

(web-8669549459-4fb8n)