We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

Sr ASIC Engineer

Juniper Networks, Inc
parental leave, sick time, 401(k)
United States, California, Sunnyvale
Nov 22, 2024

Want to be apart of a fast paced team responsible for delivering high-speed ASICs for large, complex systems? Our team at Silicon Systems Technology Group (SST) is seeking ASIC Verification Engineers to verify next generation of ASICs for new core routers, switches, and firewalls. We are looking to hire sharp individuals with excellent communication, problem solving, and leadership skills.

Opportunity Snapshot:

At Juniper, you will have a significant opportunity to interact with system design teams across geographies. We are a team built on a foundation of open communications, empowerment, innovation, teamwork and customer success with "pay for performance" culture. Thus, you set your own limits for learning, achievements and rewards.

Responsibilities:



  • You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites.
  • Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%)
  • Define, architect, code, and deliver verification suites/tests for ASICs that enable faster, denser, feature-rich systems. Use various front-end simulator tools (VCS/NC) to perform this activity. (25%)
  • Verify large ASIC blocks independently and rapidly and sign off them for tape-out with analysis of code coverage, functional coverage and Gate level simulation. (30%)
  • Work closely with logic designers to resolve bugs and software developers to assist in software and bring-up development. (10%)
  • Develop Perl, Python and/or shell scripts to improve current verification infrastructure/methodology (5%)



Required Skills:



  • ASIC Verification using SystemVerilog
  • Experience in constrained-random verification is a strong plus
  • Experience with verification methodology like OVM/VMM/UVM
  • Perl/Tcl scripting is strongly preferred
  • Experience verifying networking protocols such as Ethernet is desirable
  • Strong problem solving and ASIC debugging skills


Minimum Salary: $179,200.00

Maximum Salary:$257,600.00

The pay range for this position is expected to be between $179,200.00 and $257,600.00/year; however, the base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. The total compensation package for this position also includes medical benefits, 401(k) eligibility, vacation, sick time, and parental leave. Additional details of participation in these benefit plans will be provided if an employee receives an offer of employment.

If hired, employee will be in an "at-will position" and the Company reserves the right to modify base salary (as well as any other payment or compensation program) at any time, including for reasons related to individual performance, Company or individual department/team performance, and market factors.

Juniper's pay range data is provided in accordance with local state pay transparency regulations. Juniper may post different minimum wage ranges for permanent residency petitions pursuant to US Department of Labor requirements.

Applied = 0

(web-5584d87848-99x5x)